Skip to content

Hi, I'mRishan KP

Rishan KPElectrical systems, built from the circuit up.

B.Tech EEE student building embedded telemetry, circuit tools and fast web apps.

EEE Student & Builder · Presidency University
Portrait of Rishan KP leaning on a wooden railing, wearing a striped shirt and a white mundu
Rishan KPB.Tech EEE student
13projects
69simulators

PORTFOLIO

Selected work

Hardware instrumentation, embedded telemetry, and interactive engineering tools.

View all 13 projects
HARDWARE BENCH
CH-1 · 1.0 MΩ · 50Ω
Solderless breadboard on a wooden workbench wired with an ESP32 module, ACS712 current sensor, blue OLED display showing live current and voltage, oscilloscope probe, and a yellow Fluke 115 multimeter reading 5.01 V
IoT & Embedded·2024 – 2025

IoT Environmental & Power Monitoring Telemetry Node

ESP32 telemetry node with Hall-effect AC current monitoring, calibrated RMS sampling, and real-time MQTT streaming.

±1.95% RMS current accuracy · <68ms MQTT latency
ESP32Embedded C++FreeRTOSACS712
+3
HARDWARE BENCH
CH-1 · 1.0 MΩ · 50Ω
Tektronix digital oscilloscope screen displaying a noisy yellow 50.02 Hz AC waveform on channel 1 overlaid with a smooth RC-filtered cyan sine wave on channel 2 at 500 mV per division
IoT & Embedded·2025

AC Energy Monitor & Solid-State Protection Relay

Dual-channel AC mains power monitor with micro-transformer voltage sensing and 12.4ms fast fault isolation via SSR.

12.4ms fast overcurrent trip · Zero-cross isolation
ESP32ZMPT101BACS712Solid-State Relay
+4
HARDWARE BENCH
CH-1 · 1.0 MΩ · 50Ω
Dark browser view of the Dual-Trace Digital Oscilloscope simulator page showing the bench oscilloscope header, channel 1 440 Hz sine readout badge, and freeze trace and audio toggle controls
Circuits & EEE·2024 – 2025

EEE Circuit Analysis & Laboratory Workbench

Empirical bench documentation, circuit theory validations, and dual-channel DSO waveform studies across analog circuits.

Filter fc verified <0.7% error · 10X probe compensation
Circuit AnalysisDigital OscilloscopeMultisimBJT Biasing
+2

Showing 3 flagship engineering projects · Full archive on portfolio

View all 13 projects

METHODOLOGY

How I work

Disciplined engineering from requirements through physical breadboard verification to measured production code.

Read the brief, requirements and constraints. Identify electrical tolerances, API schemas, and real-world limits before drafting schematics or code.

RequirementsConstraintsArchitecture

Breadboard it, wireframe it or build a quick spike. Test component pinouts on the bench or validate reactive data flow in a sandbox environment.

BreadboardingWireframesFast spikes

Firmware or UI, then measure it with a scope or browser profiler. Verify ADC calibrations, eliminate ground noise, and validate responsive rendering.

FreeRTOS / ReactOscilloscopesAutomated Tests

A case study, a README and a handoff. Structure clean schematics, publish field verification notes, and deploy to automated edge pipelines.

Reproducible docsCase studiesLive handoff
SCROLL LIGHTING STAGE·B.Tech EEE Signature

Flagship telemetry & live instrument suite

Designed with precision optics and dynamic scroll-triggered illumination. Experience dual-trace oscilloscope analysis, real-time AC telemetry, and digital logic sequencing.

AC Mains RMS
231.4 V
±0.45% Calibrated
Load Current
4.82 A
ACS712-20A Hall
Real Power (P)
1,115 W
pf = 0.992
Fast Isolation
12.4 ms
SSR Zero-Cross
CH1: 100V / div (50.02Hz)CH2: 2A / div (ACS712)
Sampling: 1 MSa/s · Trigger: Rising Edge
Verified IEEE / IEC calibration benchmarks
Scroll Lift Progress:20%

INTERACTIVE INSTRUMENTS

Lab bench — interactive instruments

Browser-based engineering tools with real-time mathematical simulation (69 interactive simulators).

LOGIC SIMInteractive

Digital logic gate simulator

Toggle inputs A & B to evaluate Boolean truth tables and simulated propagation delays.

IN A
AND
IN B
OUT (Q)
1
Propagation: ~12nsOpen simulator
BUS TELEMETRY400 kHz Fast-Mode

Pinout and bus telemetry

Interactive ESP32 pin diagram & live I²C serial bus waveform packet preview.

SCL (Clock)SDA (Data)
Address: 0x48 (ACK)Open pinouts
DSP / FILTERSRC 1st-Order

DSP and filters

Interactive Bode magnitude plot with cutoff frequency and -3dB roll-off verification.

Cutoff (fc): 1.6 kHz-3.01 dB Point
100Hz10kHz
Roll-off: -20 dB/decOpen Bode plot